

# A Novel Multilevel Converter with Stable Voltage to The Renewable Energy Systems

**Vathala Nagi Reddy**

UG Student, Department of  
Electrical and Electronics  
Engineering in PACE Institute of  
Technology and Sciences,  
Ongole, AP, India

**Tanikonda Prasanth**

UG Student, Department of  
Electrical and Electronics  
Engineering in Pace Institute of  
Technology and Sciences, Ongole,  
AP, India

**Nakka Venkata Karthik**

UG Student, Department of  
Electrical and Electronics  
Engineering in Pace Institute of  
Technology and Sciences, Ongole,  
AP, India

**Puram Lohith Kumar**

UG Student, Department of  
Electrical and Electronics  
Engineering in Pace Institute of  
Technology and Sciences,  
Ongole, AP, India

**Yekollu Chakradhar**

UG Student, Department of  
Electrical and Electronics  
Engineering in Pace Institute of  
Technology and Sciences, Ongole,  
AP, India

**K. V. Narayana**

Assistant Professor, Department of  
EEE, PACE Institute of  
Technology & Sciences, Ongole,  
AP, India

**K Sowjan kumar**

Assistant Professor, Department  
of EEE, PACE Institute of  
Technology & Sciences, Ongole,  
AP, India

**Dr. Y.Prakash**

Professor, Department of EEE,  
PACE Institute of Technology &  
Sciences, Ongole, AP, India

**Dr. K. Venkateswarlu**

Professor, Department of EEE,  
PACE Institute of Technology &  
Sciences, Ongole, AP, India

## ABSTRACT

In this proposed paper, a novel nine-level inverter (NLI) topology is proposed, which uses fewer components to provide nine voltage levels in the output. Ten semiconductor switches, four capacitors, and one dc voltage source are included in this NLI. Through various logical arrangements of the dc source and capacitors and the use of power semiconductor switches, the nine voltage levels are generated. In this case, only two switches can conduct simultaneously in any mode. As a result, the system's efficiency is increased and conduction losses are decreased. The low total standing voltage (TSV) of the power semiconductor switches is another crucial aspect of this design. Gate signals are produced using a suggested modulation approach to lessen the power switches' switching loss. Several Simulink simulations are run in order to validate the NLI. The suggested inverter has a much lower requirement for components and dc sources as compared to conventional topologies. In order to increase the efficiency of the power generating process in renewable energy systems, the proposed NLI structure can be implemented.

## 1. INTRODUCTION

Over fossil fuels, renewable energy sources hold enormous promise. However, because of their poor power generation capacity, high cost, and space requirement, these sources are only used to a relatively limited extent. These restrictions depend heavily on the effectiveness and design of the inverter in a renewable energy system. As a result, numerous inverter designs are mentioned in the literature. Due to their low total harmonic distortion (THD) and low voltage stresses on switches, multilevel inverters (MLI) are attracting a lot of attention to operate in renewable energy systems [1].

Diode clamped MLI (DCMLI) [3], flying capacitor MLI (FCMLI) [4], and cascaded H-Bridge MLI (CHBMLI) [5] are the three MLI types that are typically reported. Due to its higher number of capacitors and unbalanced dc link voltages, the

cascaded H-Bridge (CHBMLI) performs better than the FCMLI and DCMLI among these three MLIs [6]. However, the primary limitation of conventional CHBMLI is that as the number of levels in the output increases, the number of switches and dc sources used also exponentially increases [7].

To reduce the aforementioned shortcomings of the traditional CHBMLI, other topologies have been developed. A multilayer voltage source inverter (MLVSI), which can generate seven levels utilising a single dc voltage source and parallel capacitors, is suggested in [8] using a modulation-based technique. It is suggested in [9] to use a single DC voltage source and six power switches in a five-level packed U-cell (5-PUC) inverter.

In [10], a different cross switch based multilayer inverter (CSMLI) is suggested, where  $(n+1)$  dc sources and  $(n+1)$  switches are employed. [11] proposes an asymmetric nine level inverter design with two dc voltage sources that are different from one another. [12] proposes another asymmetric nine-level inverter scheme with a smaller device count that uses two separate dc sources. A switched-capacitor multilevel inverter (SCMLI), which creates nine voltage levels in the output from a single DC source, is presented in [13].

The number of voltage levels could still be increased, and the quantity of switches, capacitors, and dc voltage sources might be decreased. These will decrease the size of the filter, the need for transformers, and the price of production. This study introduces a novel nine-level inverter (NLI) that makes use of just one dc voltage source and fewer switches. The lower switching loss and total standing voltage (TSV) of this NLI are its key benefits.

## 2. MULTILEVEL INVERTER

In recent years, high power equipment has started to be used in a variety of industrial applications. Megawatt power levels are needed for several medium voltage utility applications and motor drives. It is difficult to connect just one power semiconductor switch directly to a medium voltage grid. This has led to the introduction of a multilevel inverter construction as a substitute

in medium and high power applications (Jose Rodriguez et al. 2007). The harmonic quality of the output voltage can be improved with this kind of inverter [11].

A multilevel inverter converts many levels of DC voltage into the desired AC voltage waveform. These DC voltages could possibly be equal or unequal. These DC voltages generate stepped waveform AC voltage. The inability to directly convert stepped waveforms to sinusoidal waveforms is a disadvantage of multilevel inverters. Sharp transitions can be seen in the multilayer inverter's staircase waveform. According to the Fourier series theory, this process produces harmonics in addition to the sinusoidal waveform's basic frequency (John Chiasson et al. 2003).

Compared to a traditional two-level inverter that makes use of high switching frequency PWM, a multilevel inverter has a number of advantages. A multilevel converter's appealing qualities can be summed up succinctly as follows:

Multilevel inverters can lower the dv/dt stresses in addition to producing output voltages with extremely little distortion. Consequently, issues with electromagnetic compatibility can be minimised.

Because multiple inverters generate less CM voltage, the stress on a motor linked to one of these drives can be minimised. Additionally, by utilising sophisticated modulation techniques, CM voltage can be removed.

Low distortion input current will be drawn by multilevel inverters.

High switching frequency PWM and fundamental switching frequency can both be used by multilevel inverters. It should be noted that reduced switching frequency typically translates into improved efficiency and lower switching loss.

The biggest problem with multilayer inverters is that there are more switches as there are more levels. The creation of control circuitry for numerous power switches was a critical issue in the early phases of multilayer inverters. Another flaw with this inverter is that it needs numerous DC voltage sources, most of which are provided by capacitors. A significant problem is balancing the voltage sources when they are operating under various load situations. Despite these negative aspects, the addition of multilevel inverters will reduce switching losses in the power device. A smaller size filter is needed to eliminate harmonics as compared to two level inverters. As a result, the inverter's weight, size, and price are decreased. Over the past 20 years, numerous multilevel inverter topologies have been proposed. Modern research has led to the development of novel inverter topologies and distinctive modulation strategies. Furthermore, the literature has reported on three different significant multilevel inverter structures. It's them, flying capacitors/capacitor clamped multilevel inverters, cascaded H-bridge multilevel inverters, and diode clamped/neutral clamped multilevel inverters are a few examples.


**Table 1: Traditional two-level and multilayer inverters are compared**

S.NO	Conventional Inverter	Multilevel Inverter
1	THD in output voltage is higher	Low THD in output voltage
2	More switching stresses on Devices	Reduced switching stresses on devices
3	Not applicable for high voltage Applications	Applicable for high voltage applications
4	Higher voltage levels are not Produced	Higher voltage levels are produced
5	Since dv/dt is high, the EMI from system is high	Since dv/dt is low, the EMI from system is low Lower
6	Higher switching frequency is used hence switching	Lower switching frequency can be used and hence

	losses is high	reduction in switching losses
7	Power bus structure, control schemes are simple	control scheme becomes complex as number of levels improved
8	Reliability is high	Reliability can be improved, rack swapping of levels is possible


### 3. PROPOSED INVERTER AND MODULATION TECHNIQUE

Proposed NLI structure shown in Fig. 1 can generate nine level in the output voltage across load by dint of a dc voltage source (Vdc), ten power semiconductor switches (S1- S10) and four capacitors (C1-C4)



**Figure 1: Proposed topology for nine level inverter (NLI)**

Here, 10 switches are utilised to create various combinations between the four capacitors that are connected in series to divide the dc voltage source into four equal parts ( $V_{dc}/4$ ) to provide various output voltage levels. In order to examine the voltage levels across the linked resistive load of the proposed NLI, various current routes for various switching configurations are shown in Fig. 2. Here, the dashed red line indicates the load current. All the switches are initially off to provide a zero voltage level. As seen in Fig. 2(a), all four capacitors are then charged to a voltage equal to one-fourth of the dc voltage source ( $V_{dc}/4$ ). The current path at that point is shown in Fig. 2(b) as switch numbers S5 and S10 are turned ON to provide the first positive voltage level in the output. The second positive voltage level ( $V_{dc}/2$ ) is created by keeping switches S3 and S10 on. The current path for this is indicated in Fig. 2(c), and during this period, two capacitors, C3 and C4, are discharged simultaneously. By turning on switches S1 and S10 where C2, C3, and C4 will be discharging, the third positive voltage level ( $3V_{dc}/4$ ) shown in Fig. 2(d) is created.






Figure 2: The projected NLI topology's various voltage levels

(a)  $V_{out} = 0$  (b)  $V_{out} = V_{dc}/4$ ,

Table 2: Generated output voltages of the suggested nine-level inverter under various switching situations

Ser	ON Switches	$V_o$
1.	$S_7, S_{10}$	$V_{dc}$
2.	$S_1, S_{10}$	$3V_{dc}/4$
3.	$S_3, S_{10}$	$V_{dc}/2$
4.	$S_4, S_{10}$	$V_{dc}/4$
5.	All switches OFF	0
6.	$S_2, S_8$	$-V_{dc}/4$
7.	$S_4, S_8$	$-V_{dc}/2$
8.	$S_6, S_8$	$-3V_{dc}/4$
9.	$S_8, S_9$	$-V_{dc}$

As indicated in Fig. 2(e), the fourth positive voltage level ( $V_{dc}$ ) is produced by turning on switches  $S_7$  and  $S_{10}$ . Then, by turning on switch number  $S_2$ , the first negative voltage level ( $V_{dc}/4$ ) is produced, and capacitors  $C_2$ ,  $C_3$ , and  $C_4$  are now discharged, as shown in Fig. 2(f). To create the second negative voltage level ( $V_{dc}/2$ ), when capacitors  $C_3$  and  $C_4$  are discharged, switches  $S_4$  and  $S_8$  are turned ON. This state is seen in Fig. 2(g). Turning on switches  $S_6$  and  $S_8$  causes the capacitor  $C_4$  to discharge, creating the third negative voltage level ( $3V_{dc}/4$ ) and the current flow depicted in Fig. 2(g). By turning ON switches  $S_8$  and  $S_9$ , where no capacitors are present in the current flowing channel as illustrated in Fig. 2 (i), the fourth negative voltage level ( $V_{dc}$ ) is finally achieved. In this manner, ten switches, one dc voltage source, and a total of nine voltages levels—four positive, four negative, and one zero level—are produced. In order to achieve the requisite nine output voltage levels, the ON states of 10 switches are summarised in Table I.

#### 4. PLANNED MODULATION TECHNIQUE

A modulation Nine levels will be created in the output of the suggested NLI using a modulation technique. Fig. 3 and Fig. 4 demonstrate, respectively, the modulation method and the turning ON pulses for the ten switches. The turning ON pulses for  $S_1$  to  $S_8$  switches are produced by matching an eight-level dc voltage range with a modulating (reference) wave  $|V_m \sin t|$ .




Figure 3: Modulation strategy of the proposed NLI topology




Figure 4: Pulses that turn on the 10 switches

The modulating wave is compared to the level of zero dc voltage to provide gate pulses for  $S_{10}$  and  $S_9$ . It should be noted that switch  $S_{10}$  controls the upper half of the modulating wave while switch  $S_9$  controls the lower half. The low switching frequency of the pulses, which is the same as the frequency of the modulating wave, is the primary characteristic of this modulation method.

#### 5. SIMULATION RESULTS




Figure 5: Method for modulating the proposed NLI topology




Figure 6: Turning ON pulses for the ten switches




Figure 7: Nine voltage levels in the output waveform of the simulated NLI in 50Hz frequency with R-load

## 6. CONCLUSION

A This project introduces a multi-level inverter (MLI) that can produce nine voltage levels in the output. The need to create an effective inverter for renewable energy systems is established at the outset of the project. Literature on various inverter types is researched to determine the best design strategy. Then, an entirely new nine-level inverter (NLI) topology is presented, complete with a switching table and all nine steps. The process for modulating the gate pulses is then explained. Finally, the output waveform's nine levels are detailed together with its FFT, confirming the viability of the suggested NLI structure. Without any filtering, the output's THD was 9.38%. The key benefits of this topology are the power semiconductor devices' lower switching loss and lower overall standing voltage. Due to the fact that only two switches are switched ON at once to produce various voltage levels, this NLI has fewer conduction losses. The process of producing renewable energy will therefore be more effective thanks to this NLI framework. The implementation of an experimental design is currently underway, and future communications will give more analysis of the design's execution and experimental findings.

## REFERENCES

- [1] P. Lezana, et al., "Cascaded multilevel inverter with regeneration capability and reduced number of switches," *IEEE Transactions on Industrial Electronics*, vol. 55, pp. 1059-1066, 2008.
- [2] J. Chavarria, et al., "Energy-balance control of PV cascaded multilevel grid- connected inverters under level-shifted and phase-shifted PWMs," *IEEE Transactions on Industrial Electronics*, vol. 60, pp. 98-111, 2013.
- [3] E. Ozdemir, et al., "Fundamental-frequency-modulated six-level diodeclamped multilevel inverter for three-phase stand-alone photovoltaic system," *IEEE Transactions on Industrial Electronics*, vol. 56, pp. 4407- 4415, 2009.
- [4] M. B. Smida and F. B. Ammar, "Modeling and DBC-PSC-PWM control of a three- phase flying-capacitor stacked multilevel voltage source inverter," *IEEE Transactions on Industrial Electronics*, vol. 57, pp. 2231-2239, 2010.
- [5] J. Pereda and J. Dixon, "Cascaded multilevel converters: Optimal asymmetries and floating capacitor control," *IEEE Transactions on Industrial Electronics*, vol. 60, pp. 4784-4793, 2013.
- [6] F. Zare, *Power electronics education electronic book (PEEB)*: Firuz Zare, 2008.
- [7] K. N. V. Prasad, et al., "Comparison of different topologies of cascaded H-Bridge multilevel inverter," in *Intl. Conf. on Computer Communication and Informatics*, pp. 1- 6, 2013.
- [8] J. Choi and F. Kang, "Seven-Level PWM Inverter Employing Series- Connected Capacitors Paralleled to a Single DC Voltage Source," *IEEE Transactions on Industrial Electronics*, vol. 62, pp. 3448-3459, 2015.
- [9] H. Vahedi, et al., "Sensor-less five-level packed U-cell (PUC5) inverter operating in stand-alone and grid-connected modes," *IEEE Transactions on Industrial Informatics*, vol. 12, pp. 361-370, 2016.
- [10] M. F. Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," *IET Power Electronics*, vol. 6, pp. 642-651, 2013.
- [11] K. D. Wanjari, et al., "Analysis of Multicarrier Switching Techniques for Nine Level Inverter," in *2018 Second International Conference on Computing Methodologies and Communication (ICCMC)*, pp. 577-581, 2018.
- [12] M. Arif, et al., "Asymmetrical Nine-Level Inverter Topology with Reduce Power Semiconductor Devices," *TELKOMNIKA*, vol. 16, pp. 38- 45, 2018.
- [13] J. Liu, et al., "A novel nine-level inverter employing one voltage source and reduced components as high-frequency AC power source," *IEEE Transactions on Power Electronics*, vol. 32, pp. 2939 2947, 2017.

- [14] M. F. Elahi and M. A. Islam, "A New Nine Level Inverter with Low TSV and Fewer Numbers of Components for Renewable Energy Systems," 2019 International Conference on Electrical, Computer and Communication Engineering (ECCE), Cox'sBazar, Bangladesh, 2019, pp. 1-4, doi: 10.1109/ECACE.2019.8679224.
- [15] A Five Level Single Phase Transformer Less PV for GridTied Applicati -Submitted to JNTUH, TELANGANA by 15E41D4310
- [16] <http://hdl.handle.net/10603/10306>
- [17] Integration of stand -alone single -stage switched Capacitor inv by 16611d4309 - 2018, jntuh.
- [18] S. Jain and V. Agarwal, "A Single-Stage Grid Connected Inverter Topology for Solar PV Systems with Maximum Power Point Tracking," in IEEE Transactions on Power Electronics, vol. 22, no. 5, pp. 1928-1940, Sept. 2007, doi: 10.1109/TPEL.2007.904202.
- [19] B. Bhattacharjee, "Analytical Study of Novel Design Inverter," 2018 3rd International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, 2018, pp. 286-290, doi: 10.1109/CESYS.2018.8724105.
- [20] B. Bhattacharjee, "Analytical Study of Novel Design Inverter," 2018 3rd International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, 2018, pp. 286-290, doi: 10.1109/CESYS.2018.8724105.