Verilog HDL using LTE Implementation MAP Algorithm
DOI:
https://doi.org/10.55524/Keywords:
- Encoding, Decoding Techniques, MAP, Xilinx, vivadoAbstract
In many communication systems, turbo coding Techniques for Encoding and Decoding are employed to repair errors. As compared to other error correction codes, turbo codes provide great error correcting capabilities. For the implementation of the Turbo decoder, a Very Large Scale Integration (VLSI) architecture is suggested in this study. The Maximum-a Posteriori (MAP) algorithm is employed at the decoder side, where soft-in-soft-out decoders, interleaves, and deinterleavers are all used. The usage of the MAP algorithm reduces the quantity of iterations necessary to decode the information bits being transferred. This research employs a system for the encoder component that consists of two recursive convolutional encoders and a pseudorandom interleaver on the encoder side. Tools from Octave and Xilinx Vivado are used for the Turbo encoding and decoding. The system is synthesised and implemented using a specialised integrated circuit.
Downloads
References
Santosh Gooru, S. Rajaram, “Design and Implementation of Turbo Coder for LTE on FPGA”, International Journal of Electronics Signals and Systems (IJESS), Vol: 4, No: 1, pp: 48 – 52, 2014.
M Siva Kumar, S Syed Shameem, M.N.V. Raghu Sai, Dheeraj Nikhil,P. Kartheek, K Hari Kishore, “Efficient and
ternational Journal of Engineering & Technology, Vol: 7, No: 1.5, pp: 37 – 41, 2018.
Akshaya V, Sreehari K N, Anu Chalil, “VLSI Implementa tion of Turbo Coder for LTE using Verilog HDL”, Proceed ings of Computing Methodologies and Communication, ISBN:978- 1-7281-4889-2, 2020.
Manjunatha K N, and Vaibhav a Meshram, “Design and FPGA Implementation of Power Efficient Turbo Decoder for 4G LTE Standards”, Vol: 12, No: 21, pp; 10921 – 10925, 2017.
Rami Klaimi, Charbel Abdel Nour and Catherine Douillard, “Low-complexity decoders for non- binary turbo codes”, IEEE 10th International Symposium on Turbo Codes & It erative Information Processing, pp: 1 – 5, 2018.
Tepoju Vivek Vardhan, Bandi Neeraja, Boya Pradeep Ku mar, Chandra Sekhar Paidimarry, “Implementation of Turbo Codes Using Verilog- HDL and Estimation of its Error Cor rection Capability”, IEEE Asia Pacific Conference on Post graduate Research in Microelectronics and Electronics, pp: 75 – 79.
Moon Gi Seok, Dae Jin Park, Geun Rae Cho, Tag Gon Kim, “Framework for Simulation of the Verilog/SPICE mixed model: Interoperation of Verilog and SPICE simulators us ing HLA/RTI for model reusability”, doi: 978-1-4799-6016- 3/14.
[8] C. Lin, C. Chen and A. Wu, Area-Efficient Scalable MAP Processor Design for High- Throughput Multi stand ard Convolutional Turbo Decoding," IEEE Transactions on Very LargeScale Integrated (VLSI) Systems, vol. 19, no. 2, pp. 305-318, 2011.
Downloads
Published
Issue
Section
How to Cite
